	REVISIONS								
LTR	DESCRIPTION	DATE	APPROVED						
A	Under Table I, 3.3 V, Total supply current, 10 Mbps section, VDD1 or VDD2 supply current test, make correction by deleting 3.4 mA typical and replacing with 3.3 mA typical. Update document paragraphs to current requirements ro	21-02-18	J. ESCHMEYER						



Vendor item drawing

REV																						
PAGE																						
REV	Α	Α	Α	Α	Α	Α	Α															
PAGE	18	19	20	21	22	23	24															
REV STATUS REV			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α			
OF PAGES		PAG	βE		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
	T																					

PMIC N/A	PREPAR RICK OF		DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 https://www.dla.mil/LandandMaritime
Original date of drawing YY-MM-DD	CHECKE RAJESH	D BY I PITHADIA	TITLE MICROCIRCUIT, LINEAR, QUAD CHANNEL
15-09-04	15-09-04 APPROVED BY CHARLES F. SAFFLE		DIGITAL ISOLATOR, MONOLITHIC SILICON
	SIZE A	CODE IDENT. NO. 16236	DWG NO. V62/14631
	REV	Α	PAGE 1 OF 24

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

Prepared in accordance with ASME Y14.24

AMSC N/A 5962-V104-20

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance quad channel, digital isolator microcircuit, with an operating temperature range of -55°C to +125°C.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

 V62/14631
 01
 X
 E

 Drawing number
 Device type (See 1.2.1)
 Case outline (See 1.2.2)
 Lead finish (See 1.2.3)

1.2.1 Device type(s).

Device typeGenericCircuit function01ADUM3402Quad channel, digital isolator

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as specified herein.

 Outline letter
 Number of pins
 JEDEC PUB 95
 Package style

 X
 16
 MS-013-AA
 Small outline surface mount

1.2.3 <u>Lead finishes</u>. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator **Material** Α Hot solder dip В Tin-lead plate С Gold plate D Palladium Ε Gold flash palladium F Tin-lead alloy (BGA/CGA) Ζ Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 2

1.3 Absolute maximum ratings. 1/

	Supply voltages (V _{DD1} , V _{DD2})	-0.5 V to +7.0 V <u>2</u> /
	Input voltages (VIA, VIB, VIC, VID, VE1, VE2)	-0.5 V to VDDI + 0.5 V <u>2</u> / <u>3</u> /
	Output voltage (VOA, VOB, VOC, VOD)	-0.5 V to VDDO + 0.5 V <u>2</u> / <u>3</u> /
	Average output current per pin: 4/	
	Side 1 (IO1)	
	Side 2 (IO2)	-22 mA to +22 mA
	Common mode transients (CMH, CML)	-100 kV/μs to +100 kV/μs <u>5</u> /
	Storage temperature range (TSTG)	-65°C to +150°C
1.4	Recommended operating conditions. 6/	
	 -	
	Supply voltages (VDD1, VDD2)	
	Input signal rise and fall times	1.0 ms
	Operating temperature range (T _A)	-55°C to +125°C
1.5	Package characteristics.	
	Resistance (input to output) (R _{IO})	10 ¹² Ω typical <u>7</u> /
	Capacitance (input to output) (CIO) with f = 1 MHz	2.2 pF typical <u>7</u> /
	Input capacitance (CI)	4.0 pF typical <u>8</u> /
	Integrated circuit junction to case thermal resistance:	
	Thermocouple located at center of package underside.	
	Side 1 (θJCI)	
	Side 2 (θJCO)	28°C/W typical

^{8/} Input capacitance is from any input data pin to ground.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 3

^{1/} Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2/} All voltages are relative to their respective ground.

^{3/} VDDI and VDDO refer to the supply voltages on the input and output sides of a given channel, respectively.

^{4/} See figure 5 for maximum rated current values for various temperatures.

^{5/} Refers to common mode transients across the insulation barrier. Common mode transients exceeding the absolute maximum ratings can cause latch up or permanent damage.

^{6/} Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

^{7/} Device considered a 2 terminal device; V_{DD1} pin to GND1 pin are shorted together, and GND2 pin to V_{DD2} pin are shorted together.

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at https://www.jedec.org.)

3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
 - A. Manufacturer's name, CAGE code, or logo
 - B. Pin 1 identifier
 - C. ESDS identification (optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
 - 3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.
 - 3.5 Diagrams.
 - 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.
 - 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.
 - 3.5.3 <u>Truth table</u>. The truth table shall be as shown in figure 3.
 - 3.5.4 Logic diagram. The logic diagram shall be as shown in figure 4.
 - 3.5.5 Thermal derating curve. The thermal derating curve shall be as shown in figure 5.
 - 3.5.6 Data rate graphs. The data rate graphs shall be as shown in figures 6 through 9.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions	Temperature,	Device type	Lir	nits	Unit
		5 V operation 2/			Min	Max	
DC specifications			•			•	•
Input supply current	IDDI (Q)		-55°C to +125°C	01		0.83	mA
per channel, quiescent			+25°C		0.57	typical	
Output supply current per channel,	IDDO (Q)		-55°C to +125°C	01		0.35	mA
quiescent			+25°C		0.29	typical	
Total supply current	<u>3</u> /	DC to 2 Mbps					
VDD1 or VDD2 supply	IDD1(Q),	DC to 1 MHz logical signal frequency	-55°C to +125°C	01		2.8	mA
current	IDD2(Q)	,	+25°C		2.0 t	ypical	
Total supply current	<u>3</u> /	10 Mbps	-				•
VDD1 or VDD2 supply	IDD1(10),	5 MHz logical signal frequency	-55°C to +125°C	01		7.5	mA
current	IDD2(10)		+25°C		6.0 typical		
DC specifications	l			l			I
Input leakage per channel	II .	$0 \text{ V} \leq \text{VIX} \leq \text{VDDX}$	-55°C to +125°C	01	-10	+10	μА
Charmon			+25°C		+0.01	typical	
VEX input pull up	IPU	VEX = 0 V	-55°C to +125°C	01	-10		μА
current			+25°C		-3 ty	/pical	
Tristate leakage current per channel	loz		-55°C to +125°C	01	-10	+10	μА
per ename.			+25°C		+0.01	typical	
Logic high input threshold	VIH, VEH		-55°C to +125°C	01	2.0		V
Logic low input threshold	VIL, VEL		-55°C to +125°C	01		0.8	V

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 5

TABLE I. Electrical performance characteristics – Continued. $\underline{1}/$

Test	Symbol	Conditions	Temperature,	Device type	Lir	nits	Unit
		5 V operation <u>2</u> /			Min	Max	
DC specifications – conti	nued.						
Logic high output voltages	VOAH, VOBH	$IOX = -20 \mu A$, $VIX = VIXH 4/ 5/$	-55°C to +125°C	01		or VDD2) 0.1	V
			+25°C		5.0 t	ypical	
	VOCH, VODH	IOX = -4 mA, VIX = VIXH 4/ <u>5/</u>	-55°C to +125°C			or VDD2) 0.4	
			+25°C		4.8 t	ypical	
Logic low output voltage	VOAL,	IOX = 20 μA, VIX = VIXL <u>4/ 6/</u>	-55°C to +125°C	01		0.1	V
Vo	VOBL		+25°C		0.0 t	ypical	
	VOCL,	IOX = 400 μA, VIX = VIXL <u>4</u> / <u>6</u> /	-55°C to +125°C			0.1	
	VODL		+25°C		0.04	typical	
		IOX = 4 mA, VIX = VIXL 4/6/	-55°C to +125°C	=		0.4	•
			+25°C	=	0.2 t	ypical	•
Switching specifications.				•	•		•
Minimum pulse width	PW	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		100	ns
Maximum data rate		CL = 15 pF, CMOS signal levels	-55°C to +125°C	01	10		Mbps
Propagation delay	tPHL,	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01	20	50	ns
	tPLH		+25°C		32 typical		
Pulse width distortion tPLH – tPHL	PWD	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Pulse width distortion tPLH – tPHL change versus temperature		C _L = 15 pF, CMOS signal levels	+25°C	01	5 ty	pical	ps/°C
Propagation delay skew	tPSK	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		15	ns

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 6

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions	Temperature,	Device type	Lir	nits	Unit
		5 V operation <u>2</u> /	17		Min	Max	
Switching specifications -	- continued						
Channel to channel matching, codirectional channels	tPSKCD	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Channel to channel matching, opposing directional channels	tpskod	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		6	ns
Output propagation delay, disable (high/low to high	tPHZ, tPLZ	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
impedance)			+25°C		6 typical		
Output propagation delay, enable	tPZH,	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
(high impedance to high/low)	tPZL		+25°C		6 ty	pical	
Output rise/fall time (10% to 90%)	t _R / t _F	C _L = 15 pF, CMOS signal levels	+25°C	01	2.5 t	ypical	ns
Common mode <u>7/</u> transient immunity	[СМн]	VIX = VDD1/VDD2, VCM = 1000 V,	-55°C to +125°C	01	25		kV/μs
logic high output		transient magnitude = 800 V	+25°C		35 ty	ypical]
Common mode <u>7/</u> transient immunity	CML	VIX = 0 V, VCM = 1000 V,	-55°C to +125°C	01	25		kV/μs
logic low output		transient magnitude = 800 V	+25°C		35 t	ypical	
Refresh rate	fr		+25°C	01	1.2 t	ypical	Mbps
Dynamic supply current per channel, input	IDDI(D)	8/	+25°C	01	0.20	typical	mA/ Mbps
Dynamic supply current per channel, output	IDDO(D)	8/	+25°C	01	0.05	typical	mA/ Mbps

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 7

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions	Temperature,	Device type	Lir	nits	Unit
		3.3 V operation <u>9</u> /			Min	Max	
DC specifications			•				
Input supply current	IDDI (Q)		-55°C to +125°C	01		0.49	mA
per channel, quiescent			+25°C		0.31	typical	
Output supply current per channel,	IDDO (Q)		-55°C to +125°C	01		0.27	mA
quiescent			+25°C		0.19	typical	
Total supply current	<u>3</u> /	DC to 2 Mbps					
VDD1 or VDD2 supply current	IDD1(Q),	DC to 1 MHz logical signal frequency	-55°C to +125°C	01		1.7	mA
Current	IDD2(Q)		+25°C		1.2 typical		
Total supply current	<u>3</u> /	10 Mbps	•				•
VDD1 or VDD2 supply current	IDD1(10),	5 MHz logical signal frequency	-55°C to +125°C	01		4.4	mA
current	IDD2(10)		+25°C		3.3 typical		
DC specifications	l			l			·I
Input leakage per channel	lı .	$0 \text{ V} \leq \text{VIX} \leq \text{VDDX}$	-55°C to +125°C	01	-10	+10	μА
Charmon			+25°C		+0.01	typical	
VEX input pull up	IPU	VEX = 0 V	-55°C to +125°C	01	-10		μА
current			+25°C		-3 ty	/pical	
Tristate leakage current per channel	loz		-55°C to +125°C	01	-10	+10	μА
per ename.			+25°C		+0.01	typical	
Logic high input threshold	VIH, VEH		-55°C to +125°C	01	1.6		V
Logic low input threshold	VIL, VEL		-55°C to +125°C	01		0.4	V

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 8

TABLE I. Electrical performance characteristics – Continued. $\underline{1}/$

Test	Symbol	Conditions	Temperature, TA	Device type	Liı	mits	Unit
		3.3 V operation <u>9</u> /			Min	Max	
DC specifications – conti	nued.						
Logic high output voltages	VOAH, VOBH	$IOX = -20 \mu A$, $VIX = VIXH 4/ 5/$	-55°C to +125°C	01	,	or VDD2) 0.1	٧
			+25°C		3.3 t	ypical	
	VOCH, VODH	IOX = -4 mA, VIX = VIXH	-55°C to +125°C		,	or VDD2) 0.4	
			+25°C		2.8 t	ypical	
Logic low output voltage	VOAL,	IOX = 20 μA, VIX = VIXL <u>4</u> / <u>6</u> /	-55°C to +125°C	01		0.1	V
voltage	VOBL		+25°C	-	0.0 t	ypical	
VOCL, VODL	Vocl,	IOX = 400 μA, VIX = VIXL <u>4</u> / <u>6</u> /	-55°C to +125°C			0.1	
	VODL	+25°C			0.04 typical		
		IOX = 4 mA, VIX = VIXL 4/6/	-55°C to +125°C	-		0.4	
			+25°C	-	0.2 t	ypical	
Switching specifications	<u> </u>		•				
Minimum pulse width	PW	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		100	ns
Maximum data rate		CL = 15 pF, CMOS signal levels	-55°C to +125°C	01	10		Mbps
Propagation delay	tPHL,	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01	20	50	ns
	tPLH		+25°C	38 typic		ypical	
Pulse width distortion tPLH – tPHL	PWD	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Pulse width distortion tPLH – tPHL change versus temperature		CL = 15 pF, CMOS signal levels	+25°C	01	5 typical		ps/°C
Propagation delay skew	tPSK	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		22	ns

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 9

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	est Symbol Condition		Temperature,	Device type	Lir	nits	Unit		
		3.3 V operation <u>9</u> /	17		Min	Max	-		
Switching specifications -	- continued								
Channel to channel matching, codirectional channels	tPSKCD	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns		
Channel to channel matching, opposing directional channels	tPSKOD	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		6	ns		
Output propagation delay, disable	tPHZ,	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns		
(high/low to high impedance)	tPLZ		+25°C		6 typi		6 typical		
Output propagation delay, enable	tPZH,	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns		
(high impedance to high/low)	tPZL	ZL	+25°C		6 ty	pical			
Output rise/fall time (10% to 90%)	t _R / t _F	C _L = 15 pF, CMOS signal levels	+25°C	01	3 ty	pical	ns		
Common mode <u>7/</u> transient immunity	CMH	VIX = VDD1/VDD2, VCM = 1000 V,	-55°C to +125°C	01	25		kV/μs		
logic high output		transient magnitude = 800 V	+25°C		35 ty	/pical			
Common mode <u>7</u> / transient immunity	CML	VIX = 0 V, VCM = 1000 V,	-55°C to +125°C	01	25		kV/μs		
logic low output		transient magnitude = 800 V	+25°C		35 ty	/pical			
Refresh rate	fr		+25°C	01	1.1 t	ypical	Mbps		
Dynamic supply current per channel, input	IDDI(D)	8/	+25°C	01	0.10	typical	mA/ Mbps		
Dynamic supply current per channel, output	IDDO(D)	<u>8</u> /	+25°C	01	0.03	typical	mA/ Mbps		

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 10

TABLE I. Electrical performance characteristics – Continued. $\underline{1}/$

Test	Symbol	Conditions	Temperature,	Device type	Lir	nits	Unit		
		5 V / 3.3 V or 3.3 V / 5 V operation <u>10</u> /	,,,		Min	Max			
DC specifications									
Input supply current	IDDI (Q)	5 V / 3.3 V operation	-55°C to +125°C	01		0.83	mA		
per channel, quiescent			+25°C		0.57	typical			
		3.3 V / 5 V operation	-55°C to +125°C			0.49			
			+25°C		0.31	typical			
Output supply current per channel,	IDDO (Q)	5 V / 3.3 V operation	-55°C to +125°C	01		0.27	mA		
quiescent			+25°C	-	0.29 typical		=		
		3.3 V / 5 V operation	-55°C to +125°C	-		0.35			
						+25°C	-	0.19	typical
Total supply current	<u>3</u> /	DC to 2 Mbps					•		
VDD1 supply current	IDD1(Q)	DC to 1 MHz logical signal frequency, 5 V / 3.3 V operation	-55°C to +125°C	01		2.8	mA		
		riequericy, 5 v / 5.5 v operation	+25°C		2.0 t	ypical			
		DC to 1 MHz logical signal	-55°C to +125°C			1.7			
		frequency, 3.3 V / 5 V operation	+25°C		1.2 t	ypical			
V _{DD2} supply current	IDD2(Q)	DC to 1 MHz logical signal frequency, 5 V / 3.3 V operation	-55°C to +125°C	01		1.7	mA		
		requeriey, o v / 0.0 v operation	+25°C	-	1.2 t	ypical			
		DC to 1 MHz logical signal	-55°C to +125°C			2.8			
		frequency, 3.3 V / 5 V operation	+25°C		2.0 t	ypical			
Total supply current	<u>3</u> /	10 Mbps							
VDD1 supply current	IDD1(10)	5 MHz logical signal frequency, 5 V / 3.3 V operation	-55°C to +125°C	01		7.5	mA		
		5 1 7 0.0 1 Sporation	+25°C		6.0 t	ypical			
		5 MHz logical signal frequency, 3.3 V / 5 V operation	-55°C to +125°C			4.4			
		3.3 v / 5 v operation	+25°C		3.3 t	ypical			

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 11

TABLE I. Electrical performance characteristics – Continued. $\underline{1}/$

Test	Symbol	Conditions	Temperature,	Device type	Lir	nits	Unit
		5 V / 3.3 V or 3.3 V / 5 V operation <u>10</u> /			Min	Max	
DC specifications – conti	nued.		•				
Total supply current	<u>3</u> /	10 Mbps					
VDD2 supply current	IDD2(10)	5 MHz logical signal frequency, 5 V / 3.3 V operation	-55°C to +125°C	01		4.4	mA
		o typical operation	+25°C		3.3 t	ypical	
		5 MHz logical signal frequency, 3.3 V / 5 V operation	-55°C to +125°C			7.5	
		3.3 V / 5 V operation	+25°C		6.0 t	ypical	
Input leakage per II	lı .	$0 \text{ V} \leq \text{VIX} \leq \text{VDDX}$	-55°C to +125°C	01	-10	+10	μА
onarmor			+25°C		+0.01	typical	
VEX input pull up	IPU	VEX = 0 V	-55°C to +125°C	01	-10		μА
current			+25°C		-3 typical		
Tristate leakage current per channel	loz		-55°C to +125°C	01	-10	+10	μА
per channer			+25°C	-	+0.01 typical		
Logic high input	VIH,	5 V / 3.3 V operation	-55°C to +125°C	01	2.0		V
threshold	VEH	3.3 V / 5 V operation			1.6		
Logic low input	VIL, VEL	5 V / 3.3 V operation	-55°C to +125°C	01		0.8	V
threshold		3.3 V / 5 V operation				0.4	
Logic high output voltages	VOAH, VOBH	$I_{OX} = -20 \mu A, V_{IX} = V_{IXH} \frac{4}{5}$	-55°C to +125°C	01	•	or V _{DD2}) 0.1	V
			+25°C			or VDD2) ical	
	VOCH, VODH	IOX = -4 mA, VIX = VIXH	-55°C to +125°C			or VDD2) 0.4	
			+25°C			or VDD2) typical	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 12

TABLE I. Electrical performance characteristics – Continued. $\underline{1}/$

Test	Symbol	Conditions	Temperature,	Device type	Lir	nits	Unit
		5 V / 3.3 V or 3.3 V / 5 V operation <u>10</u> /	14		Min	Max	
DC specifications – conti	nued.						
Logic low output voltage	VOAL,	IOX = 20 μA, VIX = VIXL <u>4</u> / <u>6</u> /	-55°C to +125°C	01		0.1	V
	VOBL +25°C	+25°C		0.0 t	ypical		
	VOCL,	IOX = 400 μA, VIX = VIXL <u>4</u> / <u>6</u> /	-55°C to +125°C			0.1	
	VODL		+25°C		0.04	typical	
		IOX = 4 mA, VIX = VIXL 4/ 6/	-55°C to +125°C			0.4	
			+25°C		0.2 t	ypical	
Switching specifications							
Minimum pulse width	PW	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		100	ns
Maximum data rate		C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01	10		Mbps
Propagation delay	tPHL,	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01	15	50	ns
	tPLH		+25°C		35 ty	ypical	
Pulse width distortion tPLH – tPHL	PWD	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Pulse width distortion tPLH - tPHL change versus temperature		CL = 15 pF, CMOS signal levels	+25°C	01	5 ty	pical	ps/°C
Propagation delay skew	tpsk	C _L = 15 pF, CMOS signal levels	-55°C to +125°C	01		22	ns

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14631	
		REV A	PAGE 13	

TABLE I. <u>Electrical performance characteristics</u> – Continued. $\underline{1}/$

Test	Symbol	Conditions	Temperature,	Device type	Lir	nits	Unit
		5 V / 3.3 V or 3.3 V / 5 V operation <u>10</u> /	14		Min	Max	
Switching specifications -	- continued						
Channel to channel matching, codirectional channels	tPSKCD	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		3	ns
Channel to channel matching, opposing directional channels	tPSKOD	CL = 15 pF, CMOS signal levels -55°C to +125°C 01			6	ns	
Output propagation delay, disable	tPHZ,	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
(high/low to high impedance)	tPLZ		+25°C		6 typical		
Output propagation delay, enable	tPZH,	CL = 15 pF, CMOS signal levels	-55°C to +125°C	01		8	ns
(high impedance to high/low)	tPZL		+25°C		6 typical		
Output rise/fall time (10% to 90%)	tR / tF	CL = 15 pF, CMOS signal levels, 5 V / 3.3 V operation +25°C 01		3 ty	pical	ns	
		C _L = 15 pF, CMOS signal levels, 3.3 V / 5 V operation			2.5 typical		
Common mode <u>7/</u> transient immunity	CMH	VIX = VDD1/VDD2, VCM = 1000 V,	-55°C to +125°C	01	25		kV/μs
logic high output		transient magnitude = 800 V	+25°C		35 typical		
Common mode <u>7</u> / transient immunity	CML	V _I X = 0 V, V _{CM} = 1000 V, transient magnitude = 800 V	-55°C to +125°C	01	25		kV/μs
logic low output		transient magnitude – 600 v	+25°C		35 typical		
Refresh rate	fr	5 V / 3.3 V operation	+25°C	01	1.2 t	ypical	Mbps
		3.3 V / 5 V operation		1.1 typical			

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14631	
		REV A	PAGE 14	

TABLE I. Electrical performance characteristics - Continued. 1/

Test	Symbol	Conditions	Temperature,	Device type	Lin	nits	Unit
		5 V / 3.3 V or 3.3 V / 5 V operation <u>10</u> /	.,.		Min	Max	
Dynamic supply current per channel, input	IDDI(D)	5 V / 3.3 V operation <u>8</u> /	+25°C	01	0.20 typical		mA/ Mbps
per orialmer, input		3.3 V / 5 V operation <u>8</u> /			0.10 t	ypical	Wibps
Dynamic supply current per channel, output	IDDO(D)	5 V / 3.3 V operation <u>8</u> /	+25°C	01 0.03 typical		ypical	mA/ Mbps
por originior, output		3.3 V / 5 V operation <u>8</u> /			0.05 t	ypical	spo

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ All voltages are relative to their respective ground. 4.5 V ≤ VDD1 ≤ 5.5 V and 4.5 V ≤ VDD2 ≤ 5.5 V. Unless otherwise specified, all minimum / maximum specifications apply over the entire recommended operation range. All typical specifications are at TA = 25°C, VDD1 = VDD2 = 5 V.
- 3/ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. See figures 6 through 8 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See figures 9 and 10 for total VDD1 and VDD2 supply currents as a function of data rate for device channel configurations.
- 4/ IOX is the channel X output current, where X = A, B, C, or D.
- 5/ VIXH is the input side logic high.
- 6/ VIXL is the input side logic low.
- CMH is the maximum common mode voltage slew rate that can be sustained while maintaining the (VOUT) > 0.8 VDD2.
 CML is the maximum common mode voltage slew rate that can be sustained while maintain VOUT < 0.8 V.</p>
 The common mode voltage slew rates apply to both rising and falling common mode voltage edges.
 The transient magnitude is the range over which the common mode is slewed.
- 8/ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See figures 6 through 8 for information on per channel supply current for unloaded and loaded conditions.
- 9/ All voltages are relative to their respective ground. 3.135 V ≤ VDD1 ≤ 3.6 V and 3.135 V ≤ VDD2 ≤ 3.6 V. Unless otherwise specified, all minimum / maximum specifications apply over the entire recommended operation range. All typical specifications are at T_A = 25°C, VDD1 = VDD2 = 3.3 V.
- 10/ All voltages are relative to their respective ground. For 5 V / 3.3 V operation, 4.5 V ≤ VDD1 ≤ 5.5 V and 3.135 V ≤ VDD2 ≤ 3.6 V, and for 3.3 V / 5 V operation, 3.135 V ≤ VDD1 ≤ 3.6 V and 4.5 V ≤ VDD2 ≤ 5.5 V.
 Unless otherwise specified, all minimum / maximum specifications apply over the entire recommended operation range.
 All typical specifications are at TA = 25°C, VDD1 = 3.3 V, VDD2 = 5 V or VDD1 = 5 V, VDD2 = 3.3 V.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14631	
		REV A	PAGE 15	




FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14631	
		REV A	PAGE 16	

	Dimensions					
Symbol	Inches		Millim	neters		
	Min	Max	Min	Max		
А	0.0925	0.1043	2.35	2.65		
A1	0.0039	0.0118	0.10	0.30		
b	0.0122	0.0201	0.31	0.51		
С	0.0079	0.0130	0.20	0.33		
D	0.3976	0.4134	10.10	10.50		
E	0.2913	0.2992	7.40	7.60		
E1	0.3937	0.4193	10.00	10.65		
е	0.0500 BSC		1.27	BSC		
L	0.0157	0.0500	0.40	1.27		
n		16		16		

- NOTES:
 1. Controlling dimensions are millimeter, inch dimensions are given for reference only.
 2. Falls within JEDEC MS-013 variation AA.

FIGURE 1. <u>Case outline</u> - continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.		
COLUMBUS, OHIO	A	16236	V62/14631		
		REV A	PAGE 17		

Device type		01
Case outline		Х
Terminal number	Terminal symbol	Description
1	VDD1	Supply voltage for isolator side 1, 3.135 V to 5.5 V.
2	GND1	Ground 1. Ground reference for isolator side 1. See note 1
3	VIA	Logic input A.
4	VIB	Logic input B.
5	Voc	Logic output C.
6	Vod	Logic output D.
7	VE1	Output enable 1. Active high logic input. VOC and VOD outputs are enabled when VE1 is high or disconnected. VOC and VOD outputs are disabled when VE1 is low. In noisy environments, connecting VE1 to an external logic high or low is recommended.
8	GND1	Ground 1. Ground reference for isolator side 1. See note 1.
9	GND2	Ground 2. Ground reference for isolator side 2.
10	VE2	Output enable 2. Active high logic input. VOA and VOB outputs are enabled when VE2 is high or disconnected. VOA and VOB outputs are disabled when VE2 is low. In noisy environments, connecting VE2 to an external logic high or low is recommended.
11	VID	Logic input D.
12	VIC	Logic input C.
13	VoB	Logic output B.
14	VOA	Logic output A.
15	GND2	Ground 2. Ground reference for isolator side 2.
16	V _{DD2}	Supply voltage for isolator side 2, 3.135 V to 5.5 V.

NOTE:

Both GND1 pins are internally connected and connecting both to GND1 is recommended.
 Both GND2 pins are internally connected and connecting both to GND2 is recommended.
 In noisy environments, connecting output enables (VE1 and VE2) to an external logic high or low is recommended.

FIGURE 2. <u>Terminal connections</u>.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/14631	
		REV A	PAGE 18	

Positive logic

VIX input	VEX input	V _{DDI} state	VDDO state	Vox output	Notes
Н	H or NC	Powered	Powered	Н	
L	H or NC	Powered	Powered	L	
Х	L	Powered	Powered	Z	
Х	H or NC	Unpowered	Powered	Н	Outputs return to the input state
					within 1 μs of VDDI power restoration.
X	L	Unpowered	Powered	Z	
Х	Х	Powered	Unpowered	Indeterminate	Outputs return to the input state within 1 µs of VDDO power restoration if VEX state is H or
					NC. Outputs return to high impedance state within 8 ns of
					VDDO power restoration if VEX state is L.

- 1/ VIX and VOX refer to the input and output signals of a given channel (A, B, C, or D). VEX refers to the output enable signal on the same side as the VOX outputs. VDDI and VDDO refer to the supply voltages on the input and output sides of the given channel, respectively.
- 2/ H is high, L is low, X is don't care, and NC is no connect.
- $\underline{3}\!/$ In noisy environments, connecting VEX to an external logic high or low is recommended.

FIGURE 3. Truth table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.		
COLUMBUS, OHIO	A	16236	V62/14631		
		REV A	PAGE 19		




FIGURE 4. Logic diagram.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 20




FIGURE 5. Thermal derating curve.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 21




FIGURE 6. Typical input supply current per channel versus data rate (no load).




FIGURE 7. Typical output supply current per channel versus data rate (no load).

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 22




FIGURE 8. Typical output supply current per channel versus data rate (15 pF output load).




FIGURE 9. Typical VDD1 or VDD2 supply current versus data rate for 5 V and 3.3 V operation.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 23

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

- 5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
 - 6. NOTES
 - 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
- 6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/programs/smcr/.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number
V62/14631-01XE	24355	ADUM3402TRWZ-EP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

<u>CAGE code</u> <u>Source of supply</u>

24355 Analog Devices

Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062

Point of contact: 20 Alpha Road

Chelmsford, MA 01824-4123

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/14631
		REV A	PAGE 24

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADUM3402CRWZ ADUM3402BRWZ ADUM3402ARWZ ADUM3402ARWZ-RL ADUM3402BRWZ-RL ADUM3402CRWZ-RL ADUM3402TRWZ-EP ADUM3402TRWZ-EP-RL ADUM3402WBRWZ-RL ADUM3402WBRWZ ADUM3402WBRWZ